

A Pluggable Vector Unit for an Opensource 64-bit RISC-V Implementation


Vincenzo Maisto Università degli Studi di Napoli Federico II, Italy, and Hensoldt Cyber GmbH, Germany

Alessandro Cilardo Università degli Studi di Napoli Federico II, Italy



The RISC-V Vector 'V' Extension

- Introduces 32 vector registers
- Adds 7 new Control and Status Registers (CSRs)
- Implementation-defined parameters
 - > VLEN : bits per vector register
 - > ELEN : maximum width per element
- Run-time hardware reconfiguration
 - > SEW : selected element width
 - > VL : number of elements in a vector
 - > LMUL : number of grouped vector registers
- > It derives a Maximum Vector Length $MVL = LMUL \frac{VLEN}{SEW}$
- Vector Length Agnostic programming model



UNIVERSITA²DEGLI STUDI DI NAPOLI FEDERICO II Scuola Politecnica e delle Scienze di Base Corso di Laurea Magistrale in Ingegneria Informatica

A pluggable Vector Unit for an open-source 64-bit RISC-V implementation


Extending a Base Micro-Architecture


> Minimize

- source code impact
- > micro-architectural impact
- dependencies between the Vector Unit and the rest of the (micro)architecture
- Required features in the base micro-architecture:
 - > Decode Vector instruction dependencies with the base architecture
 - Distinguish among Vector, fp and gp registers
 - > No register renaming for Vector registers
 - Forward scalar operands from/to Vector instructions to/from fp and gp registers
 - Introduce <u>new Vector CSRs</u>
 - Induce <u>RAW between Vector CSRs updates and Vector instructions</u>
 - Update Vector CSR for each retiring Vector instruction
 - Simplification, disallow double commit of Vector instructions
 - Simplification, disallow CSR operation commit together with Vector instructions
 - > Allow write back from the Vector Unit
 - Stall the Vector Unit in case of Vector Configuration instructions



The Ariane Core as an industrial use case








Vector Unit Micro-Architecture

It integrates as a regular functional unit

- With some other special ports
- > Do not rely on Ariane's (micro)architectural features
- > 3 logical stages pipeline





Sequencer


- Vector Decoder : full decoding of the raw instruction
- **Exception** : handles the exceptions generated by the Vector Decoder

Vector Configuration :

- performs the strip-mining
- > Stalls the Vector Unit until its instructions retire (or just write-back)

> Vector Dispatcher :


- Sequences Vector instructions into LMUL Packed-SIMD µ-operations
- > Dispatches the instruction on the target SIMD functional unit





Execution stage


- Regular structure
- Easily extensible
- SIMD functional units, composed by:
 - Micro-operations queue
 - SIMD Read Operands
 - SIMD Execute (Specialized for functionality)
 - SIMD Write back
- Vector Register File





Integration of Functional Units


- Functional Units can be integrated in the design without any knowledge of the micro-architectural details
 - > E.g., operand preparation, scalar/vector write back, instruction sequencing
- > Requirements
 - Packed-SIMD capabilities
 - Support for variable SEW and VLEN
- Required interface
 - Input SIMD and scalar operands
 - Input SEW
 - Input and output ready/valid signals
 - Output SIMD and scalar result
 - Output exception signaling
 - > Some of these ports might also be not implemented
- Low coupling
 - > FU only interacts only with an opaque wrapper
 - > All the complexity is <u>hidden</u>





Integration of Functional Units

- Design freedom
 - > FU can be fully combinatorial, pipelined, have some sequential logic, ...
- SIMD functional units can be
 - Designed from scratch
 - Adapted from legacy components
 - > Adapted from 3rd party modules



- Together with the base interface, a richer set of input signals is available for more complex instructions
 - µ-operations' metadata
 - > All the Vector CSRs status value




Vector Write Back

- Accepts write back requests carrying:
 - > A scalar result
 - An exception
 - Controls for the vector CSRs

Serves requests

- From the Vector Configuration and Exception module
- From the functional units
- To the write back ports (over an enable signal)
- A request/grant handshake
- Simple static priority scheme



UNIVERSITA²DEGLI STUDI DI NAPOLIFEDERICO Scuola Politecnica e delle Scienze di Base Corso di Laurea Magistrale in Ingegneria Informatica

A pluggable Vector Unit for an open-source 64-bit RISC-V implementation

(4 1RW banks) Vector Register File RO bus SRAM banks WB Bus \succ µ-operations are: 1RW Packed-SIMD 1RW > Out-of-order 1RW > Chained 1RW > Data hazards are solved **VRF** Allocator at µ-operation level VLEN **Request Bus** VLEN . . > Arbitration: two phase shared locking protocol at µ-operation level uop queue SIMD SIMD SIMD To Write Back RO EX WB 64

Vector Register File

Multi-banked memory



Locking Protocol

> Requirements:

- "Each µ-operation must hold a proper lock on all its vector registers operands before performing any operation"
- > Allow μ -operation chaining
- Chosen base protocol:
 - > Two-phase shared lock at μ -operation level
- > Main rules:
 - 1. after being pushed, a μ-operation can perform reads and writes on its operands being sure to be holding the proper locks;
 - 2. during operand read all locks for the next µ-operation, read and write, must be acquired;
 - 3. read locks can be released after the read operation is successfully completed and the requested locks are granted;
 - 4. write locks must be released only after write back.
- There are some corner cases
 - \blacktriangleright e.g., exceptions, first and last µ-operation, mask register

UNIVERSITA²DEGLI STUDI DI NAPOLI FEDERICO II Scuola Politecnica e delle Scienze di Base Corso di Laurea Magistrale in Ingegneria Informatica

A pluggable Vector Unit for an open-source 64-bit RISC-V implementation

Locking Protocol, scenario

Micro-operations queue must lock the \geq operand registers only for the first uop queue SIMD RO VRF SIMD WB active µ-op Because of rule 1 lock i grant i-As soon as the VRF grants all the locks the first µ-op can be pushed push uop i SIMD Read Operands, in parallel: par read Reads its operands lock i+1-Locks the operands of the next µ-op \geq par/ ack i As soon as both the acks and the grant i+1 grants arrive, read locks can be released read lock release i When the result is ready, SIMD Write write i Back writes it and the register is par/ write lock release i automatically released on ack ack i-Next µ-op can now be issued \geq push uop i+1



Future work

- Alternative VRF design
 - > Flip-flop design with checkpointing techniques for speculative execution
 - Simpler allocation logic
 - Wider area
- Additional SIMD functional units
 - > Presented design offers an <u>easily extensible framework</u>
- Memory Architecture for <u>Vector Load/Store Unit</u>
 - Heavily impacted by the <u>memory consistency model</u> (still unspecified for RV V-extension)
- Performance evaluation
- Post-synthesis analysis
 - Only preliminary results so far