5th Italian Workshop on Embedded Systems (IWES 2020)
Department of Electrical, Electronic and Computer Engineering (DIEEI)
University of Catania, Catania, Italy
September 14–15, 2020

New Trends in Performance Estimation Techniques: Unified Statement-Level Approach for Embedded System Design

Vittoriano Muttillo, Paolo Giammatteo, Vincenzo Stoico, Luigi Pomante DEWS Center of Excellence, University of L'Aquila, L'Aquila, Italy

In the last thirty years there has been an exponential increase of both the spread and evolution of information technology. In this respect, it is certainly underlined the spiraling of embedded systems. The presence of such devices in everyday life is constant and often almost invisible. Moreover, the adopted design methodology is of critical importance during the development of this kind of system. Unfortunately, these methodologies usually lack generality and can be very onerous and time consuming, especially when working at low levels of abstraction. For this reason, working on a higher abstraction level (i.e., Electronic System-Level, ESL) is needed and execute an early performance estimation is a fundamental step. In such a domain, this presentation will analyze new trends in performance estimation techniques. The purpose is to extract information about the main practice used in the system-level design flow in order to reduce the time needed for the initial activities, reducing also estimation errors without an extensive and deep analysis of the final hardware/software platforms. Several metrics and approaches will be presented, focusing on timing and energy performance analysis. Metrics related to high-level C programming language statements will be exploited, while a framework that helps to calculate this kind of metrics for a given program/function/task will be disclosed. Additionally, this framework is also able to automatically generate large amounts of constrained random inputs and to evaluate statistics on the metric itself. By analyzing the data, it is then possible to validate the metrics with respect to the performance of a target embedded processor recursively. The working process has been defined by looking at the metrics definition. The framework exploits Instruction Set Simulators (ISSs) and simulations permit to calculate the number of clock cycles and assembly instructions needed to execute the program. The number of executed C statements is obtained performing a profiling on the host architecture. These big data are used and analyzed by means of several statistical methods, and useful results encourage the use of this approach inside an ESL design flow. Other static source code analysis will be presented, focusing on construct, operators and data format that can change the performance behavior of a program. Furthermore, in the era of Big Data, the use of Machine Learning (ML) methods in this context can be a valid alternative to the classic methods to estimate metrics for embedded system performance. Thus, we will describe the framework extended to the use of ML, for the calculation of statement-level embedded software performance metrics. Statistical analysis of the distributions of some embedded processors are reported to validate the proposed approach. Meanwhile, a feature importance analysis is performed on the preliminary parameters that characterize each individual processor, both in the HW and SW domain, with the aim of determining which of these parameters is fundamental for the following evaluation of the metrics. The aim is to extrapolate, through the feature importance analysis, a group of preliminary parameters to be exploited by the subsequent ML algorithm that will characterize the performance metrics.

References

- [1] V. Stoico, V. Muttillo, G. Valente, L. Pomante, F. D'Antonio, "CC4CS: A Unifying Statement-Level Performance Metric for HW/SW Technologies", Euromicro Conference on Digital Systems Design (DSD)-WIP Session, 2017
- [2] V. Muttillo, G. Valente, L. Pomante, V. Stoico, F. D'Antonio, and F. Salice, "CC4CS: an Off-the-Shelf Unifying Statement-Level Performance Metric for HW/SW Technologies", In Companion of the 2018 ACM/SPEC International Conference on Performance Engineering (ICPE '18), ACM, New York, NY, USA, 2018, pp. 119-122.
- [3] V. Muttillo, "J4CS: An Early-Stage Statement-Level Metric for Energy Consumption of Embedded SW," 2019 8th Mediterranean Conference on Embedded Computing (MECO), Budva, Montenegro, 2019, pp. 1-5, doi: 10.1109/MECO.2019.8760288.
- [4] L. Pomante, G. Valente, D. Ciambrone, V. Muttillo, "HEPSIM: an ESL HW/SW Co-Simulator/Analysis Tool for Heterogeneous Parallel Embedded Systems", In 6th EUROMICRO/IEEE Workshop on Embedded and Cyber-Physical Systems (ECYPS'2018), Budva, Montenegro, 2018.
- [5] L. Pomante, V. Muttillo, M. Santic, P. Serri, "SystemC-based electronic system-level design space exploration environment for dedicated heterogeneous multi-processor systems", Microprocessors and Microsystems, Volume 72, 2020